

10/06/98  
JCS66 U.S. PRO

OSTROLENK, FABER, GERB & SOFFEN, LLP  
Attorneys at Law  
1180 Avenue of the Americas  
New York, New York 10036-8403

(212) 382-0700

Telex  
23 6925

Facsimile  
(212) 382-0888

Cable  
Ostrofaber NewYork

Express Mail #EL010254415US

Hon. Commissioner of Patents and Trademarks  
Washington, DC 20231

OFPS File No. : P/2054-92  
Inventor : Seiji SHIMIZU  
Title : WIRELESS COMMUNICATION TERMINAL AND METHOD OF  
CONTROLLING OPERATION CLOCK FOR PROCESSING  
TRANSMITTING/RECEIVING DATA IN THE SAME  
Assignee : NEC Corporation

Enclosed herewith please find the following documents in the above-identified application for United States Letters Patent:

☒ 18 Pages of Specification including Abstract and Claims  
☒ 13 Numbered Claims Calculated as 13 Claims for Fee Purposes  
☒ 5 Sheets of Drawing Containing Figures 1 to 6.  
☒ X Inventor Designation Sheet  
☒ X Priority is Claimed under 35 U.S.C. §119:  
Convention Date October 8, 1997 for Japan Appln. S.N. 9-274903  
☒ X Certified Priority Application  
☒ Verified Statement Claiming Small Entity Status under 37 C.F.R. §1.27.  
☒ Assignment  
☒ X Return-Addressed Post Card  
OFPS Check No. 79913, which includes the fee of \$790.00, calculated as follows:

Basic Filing Fee:	\$ 790.00
Additional Filing Fees:	
Total Number of Claims in Excess of 20, times \$22:	
Number of Independent Claims in Excess of 3, times \$82:	
One or More Multiple Dependent Claims: Total	\$270.
Total Filing Fees or	790.00
Total Filing Fee Reduced 50% for Small Entity:	
Assignment Recording Fee: \$40	
TOTAL Filing Fee and Assignment Recording Fee:	<u>\$ 790.00</u>

In the event the actual fee is greater than the payment submitted or is inadvertently not enclosed, or if any additional fee during the prosecution of this case is not paid, the Patent and Trademark Office is authorized to charge the underpayment to Deposit Account No. 15-0700.

EXPRESS MAIL CERTIFICATE

Respectfully submitted,

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee (mail label #EL010254415US) in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on October 6, 1998:

Dorothy Jenkins

Name of Person Mailing Correspondence

*Dorothy Jenkins*

Signature

October 6, 1998

Date of Signature

*Steven I. Weisburd*  
Steven I. Weisburd  
Registration No.: 27,409  
OSTROLENK, FABER, GERB & SOFFEN, LLP  
1180 Avenue of the Americas  
New York, New York 10036-8403  
Telephone: (212) 382-0700

06/06/98  
JCS86 U.S. PRO

P/2054-92

INVENTORS DESIGNATION SHEET

TITLE: WIRELESS COMMUNICATION TERMINAL AND METHOD OF CONTROLLING  
OPERATION CLOCK FOR PROCESSING TRANSMITTING/RECEIVING DATA IN THE  
SAME

PRIORITY CLAIMED UNDER 35 U.S.C. 119:

1. COUNTRY: Japan  
APPLICATION NO.: 9-274903  
DATE OF FILING: October 8, 1997

INVENTOR #1: Seiichi SHIMIZU  
RESIDENCE: Tokyo, Japan  
P.O. ADDRESS: c/o NEC Corporation  
7-1, Shiba 5-chome, Minato-ku  
Tokyo, Japan

SEND CORRESPONDENCE TO:

OSTROLENK, FABER, GERB & SOFFEN  
1180 Avenue of the Americas  
New York, New York 10036-8403

Telephone No.: 212-382-0700

Attention: Steven I. Weisburd  
Registration No. 27,409

WIRELESS COMMUNICATION TERMINAL AND METHOD OF CONTROLLING  
OPERATION CLOCK FOR PROCESSING TRANSMITTING/RECEIVING DATA  
IN THE SAME

BACKGROUND OF THE INVENTION

5 The present invention relates to a wireless communication terminal. More particularly, it relates to a digital wireless portable information terminal in accordance with Time Division Multiplexing Access (TDMA) communication method.

10 This type of digital wireless portable information terminals is constituted so as to include a wireless transmitting/receiving section and a data processing section processing data which this wireless transmitting/receiving section transmits and receives. Data processing is performed with a high speed clock (whose frequency is large) so that a CPU in the relevant data processing section operates at a high speed.

15 In a digital portable information terminal having a built-in CPU which can be operated at such a high speed, it is obviously approved that noises generated with this high speed CPU plunge into the wireless transmitting/receiving section, has bad influence upon operations of the relevant wireless transmitting/receiving section.

20

25

Particularly, since the required CPU operation speed becomes higher accompanying with the enhancement of processing performance of a portable information terminal, noises generated has a tendency to increase still more.

5 Therefore, how the deterioration of sensitivity of a wireless section, particularly of a wireless receiving section due to noises can be prevented at a terminal having a wireless communication function is a big problem.

10 In order to prevent this, a method that a data processing section and a wireless receiving section are completely separated by a shield not to receive interference of noises for the wireless receiving section is often employed. However, accompanying with a tendency of the miniaturization of terminals, the method for noise removal made by this shield has such problems that it  
15 needs a space for package and can not obtain an adequate effect of noise removal.

#### SUMMARY OF THE INVENTION

20 The objective of the present invention is to solve the problems of the prior art. Moreover, the objective is to provide a wireless communication terminal that can efficiently prevent noises against a wireless receiving section without employing a shield mechanism which requires a space for package.

25 The present invention, which is a wireless communication

terminal, is characterized in that it comprises a wireless transmitting/receiving section transmitting and receiving data, detecting means detecting a receiving electric field strength at the foregoing wireless transmitting/receiving section, and operation clock control means controlling a frequency of an operation clock for processing data transmitted and received by the foregoing wireless transmitting/receiving section on the basis of a receiving electric field strength detected by the foregoing detecting means.

Then, the foregoing operation clock means is constituted so as to control a frequency of an operation clock to be smaller as a receiving electric field strength becomes smaller.

Moreover, the wireless transmitting/receiving means has memory means memorizing a value of a receiving electric field strength. The operation clock control means is characterized in that it is constituted so as to control a frequency of an operation clock according to a receiving electric field strength memorized by this memory means.

Furthermore, the wireless transmitting/receiving means performs transmitting/receiving processing in accordance with Time Division Multiplexing Access (TDMA) communication method. The operation clock control means is characterized in that it is constituted so as to control a

frequency of an operation clock by its being synchronized with a timing of time division receiving operation.

Moreover, the wireless transmitting/receiving means is constituted so as to generate an interrupt signal at a starting time of a receiving slot that is a timing of time division receiving operation and an interrupt end signal at an ending time of said receiving slot. The operation clock control means is characterized in that it performs controlling a frequency of the foregoing operation clock according to the foregoing receiving electric field strength in response to the foregoing interrupt signal and ends off controlling a frequency of the foregoing operation clock in response to the foregoing interrupt end signal.

Specifically, The present invention will reduce noises generated from the data processing section and secure receiving performance without deteriorating processing performance of the data processing section so much by this means that the operation clock frequency of the CPU in the data processing section is constituted so as to be synchronized with a timing that a receiving slot of the wireless receiving section exists and be variably controlled according to a wireless receiving electric field strength.

This and other objectives, features and advantages of the present invention will become more apparent upon a reading of the following detailed description and drawings, in which:

5        Fig. 1 is a block diagram of an embodiment of the present invention;

      Fig. 2 is a timing chart showing an operation of the embodiment of the present invention;

10       Fig. 3 is a graphical presentation showing an example of the correlation between a receiving input level and a receiving level inferential value;

      Fig. 4 is a circuit diagram showing an example of an interrupt signal generation section 12;

15       Fig. 5A and 5B are flow charts showing examples of clock frequency control operations of a CPU 21; and

      Fig. 6 is a circuit diagram showing an example of a clock selection function of the CPU 21.

#### DESCRIPTION OF THE EMBODIMENT

20       The embodiment of the present invention will be described below.

      Fig. 1 is a block diagram of the embodiment of the present invention.

25       In Fig. 1, reference numeral 1 is a wireless section which transmits and receives data in accordance with Time Division Multiplexing Access (TDMA) communication method.

Reference numeral 2 is a data processing section that processes data transmitted and received at the wireless section 1.

The wireless section 1 has a wireless transmitting/receiving section 11, an interrupt signal generation section 12 for receiving a TCH (Transmission Channel) frame signal (a) sent from the wireless transmitting/receiving section 11 as an input and generating a receiving slot start interrupt signal (b) which is synchronized with a start timing of a receiving time slot and a receiving slot end interrupt signal (c) which is synchronized with an ending timing of the receiving time slot, and a receiving level inferential value memory section 13 for detecting and storing a receiving electric field strength at the wireless transmitting/receiving section 11.

The data processing section 2 has a CPU 21 in which an operation clock frequency is variably controlled and data is processed with a controlled operation clock, its peripheral circuit 22, a display section of LCD 23 for performing various types of displays, a ROM 24 for read-only, a RAM 25 for freely read/write, and a data bus 26 for connecting respective these sections. The CPU 21 operates synchronizing with an operation clock which determines its operation speed, a frequency of this clock



can be controlled according to a receiving level at the receiving level inferential value memory section 13. Moreover, a timing of frequency control of an operation clock is controlled in response to a receiving slot start interrupt signal (b), and a clock frequency return is controlled in response to a receiving slot end interrupt signal (c).

Fig. 2 is a timing chart showing the relations between a TCH (Transmission Channel) frame signal (a) which is a standard interface signal utilized when performing data communication in accordance with PDC (Personal Digital Cellular) method, a mobile unit receiving slot (receiving timing), a receiving slot start interrupt signal (b), and a receiving slot end interrupt signal (c). Hereupon, assume that a slot #0 is a receiving slot of a relevant terminal.

A TCH frame (a) indicating a period of this slot #0 is active during the period and is led out from the wireless transmitting/receiving section 11 to the interrupt generation section 12. Both a start interrupt signal (b) which is synchronized with a starting timing of this TCH frame signal (a) and an end interrupt signal (c) which is synchronized with an end timing of the TCH frame signal (a) are generated from the interrupt generation section 12.

The CPU 21 starts controlling an operation clock

frequency in response to this start interrupt signal (b) and determines a clock frequency according to a receiving level inferential value stored at the receiving level inferential memory section 13.

5        Fig. 3 is a graphical presentation showing the correlation between a receiving input level and a receiving level inferential value stored at the receiving level inferential value memory section 13 and also showing the cases indicated by three (3) stages in which  
10        respective receiving level inferential values are large, medium and small.

15        The receiving level inferential value memory section 13 selects and memorizes a receiving level inferential value corresponding to a receiving electric field strength (a receiving input level) detected at the wireless transmitting/receiving section 11 according to the graphical presentation of the correlation shown in Fig. 3. According to Fig. 3, clock frequencies are variably  
20        controlled in compliance with receiving level inferential values of those three (3) stages.

25        Fig. 4 is a circuit diagram showing an example of the interrupt generation section 12. In Fig. 4, a TCH frame signal (a) is shown as data input supplied to a DFF (D-type Flip-Flop circuit) 121, and a clock signal is supplied to the DFF as a clock input. The reversed Q

09167267-100609

output of this DFF 122 is shown as an input supplied to an AND gate 122 and as an input supplied to an OR gate 123 respectively. As the other input, a TCH frame signal (a) is supplied to the AND gate and to the OR gate respectively. Moreover, a start interrupt signal (b) as an output outputted from the AND gate 122 and an end interrupt signal (c) as an output outputted from the OR gate 123 are led out respectively.

Fig. 5A and Fig. 5B are flow charts showing processing operations of clock control of the CPU 21. Fig. 5A is a control flow chart in the case of receiving a receiving slot start interrupt signal, in which, responding to a start interrupt signal (Step 100), the CPU 21 reads out and determines a receiving level inferential value from the memory section 13 (Step 101). If a level is at the stage of "large" (Step 102), a clock frequency is not variably controlled (Step 103). Moreover, if a level is at the stage of "medium" (Step 104), a clock frequency is lowered to be 1/4 of the original frequency (Step 105). Furthermore, If a level is at the stage of "small" (Step 106), a clock frequency is lowered to be 1/16 of the original frequency (Step 107).

Then, as shown in the flow chart of Fig. 5B, responding to a receiving slot end interrupt signal (c) (Step 200), a clock frequency is made to be returned to the original

frequency (to the reference frequency before variable controlled) (Step 201).

Fig. 6 is a circuit block diagram for clock control, which includes a crystal oscillator 211 for oscillating a reference frequency signal, a PLL (Phase Locked Loop) circuit 212 for generating a clock phase-synchronized with an oscillation frequency of the crystal oscillator 211, dividers 213, 214 for making frequencies be  $1/4$  and  $1/16$  of the original frequencies by performing frequency division, and a selector 215 for selectively leading out one output out of an output outputted from the PLL circuit 212 and frequency division outputs outputted from the dividers 213, 214.

Clock frequency is freely controlled by the selector 215 selecting control according to a clock control signal on the basis of a receiving level inferential value read out from the receiving level inferential value memory section 13.

Specifically, if a receiving level inferential value is at the stage of "large", the selector 215 selects an output outputted from the PLL circuit 212, selects an output outputted from the divider 213 if a receiving level inferential value is at the stage of "medium", and selects an output outputted from the divider 214 if a receiving level inferential value is at the stage of "small".

As described above, according to the present invention, noise generation at the receiving section can be prevented by reducing a frequency of an operation clock of the CPU in the case where a receiving electric field is weak at a timing that a receiving slot exists, and in the other cases, an effect of noise reduction can be obtained by the clock frequency remaining to be at a high speed without sacrificing data processing speed.

Moreover, wireless noises will be a problem mainly at a receiving signal, therefore, by making an operation frequency of the CPU be synchronized with a receiving slot and controlling it, it is not necessary to strictly settle a shield designed for wireless noises, consequently, an effect of the miniaturization of and lightening a portable terminal can be also provided.

The entire disclosure of Japanese Patent Application No. 9-274903 filed on October 8, 1997 including specification, claims, drawings and summary are incorporated herein by reference in its entirety.

**WHAT IS CLAIMED IS:**

1 A wireless communication terminal comprising:

wireless transmitting/receiving means which transmits  
and receives data;

5 detecting means detecting a receiving electric field  
strength at said wireless transmitting/receiving  
means; and

operation clock control means controlling a frequency  
of an operation clock for processing data transmitted  
10 and received by said wireless transmitting/receiving  
means based on a receiving electric field strength  
detected by said detected means.

2 The wireless communication terminal according to said  
claim 1, wherein said operation clock control means has  
15 means controlling a frequency of an operation clock to be  
smaller as a receiving electric field strength becomes  
smaller.

3 The wireless communication terminal according to said  
claim 1, wherein said detecting means has memory means  
20 memorizing a measured value of a detected receiving  
electric field strength, and  
said operation clock control means has means controlling  
a frequency of said operation clock based on a receiving  
electric field strength memorized by said memory means.

4 The wireless communication terminal according to said

0167267-10068

claim 1, wherein a predetermined number of receiving level  
inferential values is stored in advance and said detecting  
means has means for selecting said receiving level  
inferential value from said previously stored receiving  
5 level inferential values corresponding to a detected  
receiving electric field strength and maintaining said  
receiving level inferential value, and

said operation clock control means has a predetermined  
number of operation clock generation means generating  
10 operation clocks corresponding to said receiving level  
inferential values and selecting means selecting said  
operation clock generation means corresponding to a  
receiving level inferential value maintained at said  
detecting means.

15 5 The wireless communication terminal according to said  
claim 1, wherein said wireless transmitting/receiving  
means is means performing transmitting/receiving  
processing in accordance with Time Division Multiplexing  
Access (TDMA) communication method, and

20 said operation clock control means is means controlling  
a frequency of an operation clock by its being  
synchronized with a timing of time division receiving  
operation of said wireless transmitting/receiving section.

25 6 The wireless communication terminal according to said  
claim 5, wherein said wireless transmitting/receiving

means has means generating an interrupt signal at a starting time of a receiving slot that is a timing of time division receiving operation and an interrupt end signal at an ending time of said receiving slot, and

5       said operation clock control means has means controlling an operation clock to be a frequency according to said receiving electric field strength in response to said interrupt signal and ending off controlling a frequency of said operation clock in response to said interrupt end  
10       signal.

7 A wireless communication terminal comprising:

wireless transmitting/receiving means generating an interrupt signal at a starting time of a receiving slot that is a timing of time division receiving operation and an interrupt end signal at an ending  
15       time of said receiving slot as well as transmitting and receiving data;

detecting means detecting a receiving electric field strength at said wireless transmitting/receiving means and selecting said receiving level inferential value corresponding to said detected receiving  
20       electric field strength from a predetermined number of receiving level inferential values stored in advance and maintaining said receiving level  
25       inferential value;

00167267-100698



a predetermined number of operation clock generation means generating operation clocks corresponding to said receiving level inferential values; selecting means selecting operation clock generation means corresponding to a receiving level inferential value maintained at said detecting means out of said predetermined number of operation clock generation means in response to said interrupt signal and selecting an initially selected operation clock generation means in response to said interrupt end signal; and data processing means processing data transmitted and received by said wireless transmitting/receiving means based on an operation clock of operation clock generation means selected by said selecting means.

8 In a wireless communication terminal, a method of controlling an operation clock for processing transmitting/receiving data, said method comprising the steps of:

detecting a receiving electric field strength; and controlling a frequency of an operation clock for processing transmitting/receiving data based on said detected receiving electric field strength.

9 The method of controlling an operation clock for processing transmitting/receiving data according to said

claim 8, wherein said control step is a step of controlling a frequency of an operation clock to be smaller as a detected receiving electric field strength becomes smaller.

10 The method of controlling an operation clock for processing transmitting/receiving data according to said claim 8, wherein said detecting step, in which a plurality of receiving level inferential values are set in advance, is a step of selecting a receiving level inferential value corresponding to a detected receiving electric field strength out of said plurality of receiving level inferential values, and

said control step, in which a plurality of operation clocks corresponding to a plurality of receiving level inferential values are prepared in advance, is a step of selecting an operation clock corresponding to said selected receiving level inferential value out of said plurality of operation clocks.

11 The method of controlling an operation clock for processing transmitting/receiving data according to said claim 8, wherein transmitting/receiving data is performed in accordance with Time Division Multiplexing Access (TDMA) communication method, and

said control step is a step of controlling a frequency of said operation clock by its being synchronized with a

09167267-100609

timing of time division receiving operation.

12 The method of controlling an operation clock for processing transmitting/receiving data according to said claim 11, wherein said control step is a step of starting  
5 controlling an operation clock at a starting time of a receiving slot and ending off controlling a frequency of said operation clock at an ending time of said receiving slot.

13 The method of controlling an operation clock for processing transmitting/receiving data according to said  
10 claim 12, wherein said control step is a step of returning a frequency of an operation clock to a certain original frequency of said operation clock at an ending time of said receiving slot.

**ABSTRACT**

A timing of a receiving slot at the wireless receiving section 11 is detected at the interrupt generation section 12, which generates a receiving slot start interrupt signal (b) and a receiving slot end interrupt signal (c),  
5 during a period between a relevant receiving slot start interrupt signal (a) and a receiving slot end interrupt signal (c), an operation clock frequency of the CPU 21 in the data processing section 2 is variably controlled  
10 according to a receiving electric field strength, whereby the deterioration of receiving performance due to noises running from the data processing section 2 to the wireless section 1 at the receiving time can be reduced.

0167267-10069  
B600-722916

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5A




FIG.5B

RECEIVING SLOT END INTERRUPT







FIG.6



United States Patent & Trademark Office  
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) \_\_\_\_\_ of \_\_\_\_\_ were not present  
for scanning. (Document title)

☐ Page(s) \_\_\_\_\_ of \_\_\_\_\_ were not present  
for scanning. (Document title)

No Declaration

☐ Scanned copy is best available.

09167267-100698